Retargeting a hardware compiler proof using protocol converters
نویسندگان
چکیده
We show how to retarget the correctness proof of a hardware compiler generating two-phase delay-insensitive circuits to a compiler generating four-phase speed-independent circuits. We use protocol converters to convert the speciications of our compiler's two-phase circuit elements into equivalent speciications for four-phase elements. The processes of converting the speciications and verifying their implementations are automated.
منابع مشابه
Retargeting OpenAxiom to Poly/ML: Towards an Integrated Proof Assistants and Computer Algebra System Framework
This paper presents an ongoing effort to integrate the AXIOM family of computer algebra systems with Poly/ML-based proof assistants in the same framework. A long-term goal is to make a large set of efficient implementations of algebraic algorithms available to popular proof assistants, and also to bring the power of mechanized formal verification to a family of strongly typed computer algebra s...
متن کاملOORS: An Object-Oriented Rewrite System with Applications in Retargetable Code Generation and Optimization
Retargeting a compiler’s back end to a new architecture is a time-consuming process. This becomes an evident problem in the area of programmable graphics hardware (graphics processing units, GPUs) or embedded processors, where architectural changes are faster than elsewhere. We propose the object-oriented rewrite system OORS to overcome this problem. Using the OORS language, a compiler develope...
متن کاملOORS: An object-oriented rewrite system
Retargeting a compiler’s back end to a new architecture is a time-consuming process. This becomes an evident problem in the area of programmable graphics hardware (graphics processing units, GPUs) or embedded processors, where architectural changes are faster than elsewhere. We propose the object-oriented rewrite system OORS to overcome this problem. Using the OORS language, a compiler develope...
متن کاملCode Generation Tools for Hardware Implementation of Fec Circuits
During the last decade the use of hardware description languages (HDL) became an important method for the specification and the design of VLSI circuits. In particular the combination with logic synthesis tools allows a significant acceleration of the design cycle. Further advantages are the use of top down design methodology, reuse of code and retargeting to different semiconductor technologies...
متن کاملConstructing Hardware/Software Interface Using Protocol Converters
Hardware/software partition is a critical phase in hardware/software co-design. This paper proposes a hybrid partitioning framework, in which we design a set of protocol converters to construct the interface component between the hardware and software components, and reuse the formerly well-built partitioning rules by introducing protocol converters and rewriting them for this hybrid framework....
متن کامل